Abstract -The problems, devoted to power quality and particularly power factor correction, are of great importance nowadays. The key requirements, which should be satisfied according to the energy efficiency paradigm, are not limited only by high quality of the output voltage (low total harmonic distortion), but also assume minimal power losses (high efficiency) in the power factor corrector (PFC). It could be satisfied by the use of quasi-resonant pulse converter (QRPC) due to its high efficiency at high switching frequency instead of the classical pulse-width modulated (PWM) boost converter. A dynamic model of QRPC with zero current switching (ZCS) is proposed. This model takes into account the main features of QRPC-ZCS as a link of a PFC closed-loop system (discreteness, sharp changes of parameters over switching period, input voltage impact on the gain). The synthesized model is also valid for conventional parallel pulse converter over an active interval of commutation. The regulator for current loop of PFC was synthesized based on digital filter using proposed model by the criterion of fast acting.
I. INTRODUCTION
Due to the fast development of SmartGrid concept and since the number of renewable energy sources is continuously growing, the problems devoted to power quality are of great importance nowadays.
A. General Overview
For instance, some works are devoted to higher harmonic compensation in grid connected converter modes [1] . Higher harmonics increase power losses in transformers and transmission lines and can shorten their lifetime. Therefore, satisfying the power quality requirements (total harmonic distortion limits for current and voltage) is extremely urgent issue.
There are works which deal with power factor correction (PFC) circuits in the context of improvement of power supply for MicroGrids [2] . A number of works devoted to this topic show description, analysis and comparison of different power factor correctors for implementation in uninterruptable power supplies [3] . Special attention was paid to the efficiency of the correctors and possibility to build them utilizing unified power modules.
The current trend is to use the concept of interleaving for PFC circuits, for which the development recommendations are presented in [4] . Thus, a single converter is replaced by two or more parallel running converters which operate in phase.
Therefore the current ripples at the output are mutually compensated which reduces the requirements for filtration. Other advantages of this approach are to provide modularity, heat dissipation, as well as opportunities to optimize a price/performance ratio. Of course, there are certain drawbacks such as greater number of components and a more complex control system.
In [5] different topologies are presented for providing continuous conduction mode (continuous input current) and discontinuous conduction mode (discontinuous input current). The paper [6] provides an overview of boost converters with a fixed frequency PWM operating in continuous conduction mode.
B. Problem Discussion
Actually, the main parameters of the PFC performance are the efficiency and power factor, which depend on the switching frequency. In [7] , an integrated approach to the implementation of the PFC is considered, that takes into account the power factor, harmonic distortion and the efficiency of the converter. The efficiency of the use of feedback from the output voltage is shown. Some works are devoted to the estimation of semiconductor switching losses under hard switching [8] . But the modern approach is to use soft switching for the reduction of the power losses.
The paper [9] provides an overview of methods for active power factor correction, used for single-phase circuits. It is focused on the implementation of zero voltage switching and zero current switching, as well as the use of snubbers. In [10] , the basic schemes of PFC, as well as control features for use in three-phase inverters are discussed. The possibilities of providing soft switching are presented, among which are resonant, quasi-resonant, multiresonant converters, circuits with quasi-rectangular pulse-width modulation (PWM) and others. 
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Implementation of quasi-resonant pulse converters (QRPC) with zero current switching (ZCS) into PFCs allows to reduce power losses maintaining high efficiency at high switching frequency and obviously improve power factor (Fig. 1) .
However, high switching frequency raises the problem of improving the speed of the current loop in PFC. The main task of the current loop is to ensure a minimal deviation of the input current regarding to the reference sine wave in real time. Therefore, the problem of high-speed PFC current loop synthesis appears.
The known PFC circuits are usually performed on the basis of conventional parallel pulse converters. In their current loops non-optimal regulators are used based on so-called reversecurrent amplifiers. To improve efficiency of PFC at high frequency in [11] multiphase pulse converters are used. They are critical in terms of extra expenses as well as from the point of view of ensuring an adequate stability reserve of the closedloop system.
The processes in single-loop PFC with conventional parallel pulse converter with zero-current turning on switch are investigated using a method of averaging in [12] . In other words, transistor works in boundary conduction mode (BCM), i.e. it is on the border between continuous conduction mode (CCM) and discontinuous conduction mode (DCM). In our view, such decision yields the way of using QRPC-ZCS, in which high-frequency current ripple and turn off power losses are minimal. In this case, the negative impact of the QRPC-ZCS variable switching frequency on the filtering quality of input current harmonics can be reduced to minimum due to its increase up to several MHz.
C. Unsolved Aspects of the Problem
The feature of structural building of the known PFCs is that in them a voltage loop is the main. In these structures the product of the voltage loop error and the reference sine current comes to the input of the subordinate current loop, thus causing a distortion. It should be noted that the reference current in PFC follows a rectified supply voltage. Due to the number of various switching processes affecting the shape of supply voltage the reference current usually is not accurate.
The precision of the closed-loop system can not exceed the accuracy of the reference signal. Therefore, the improvement of PFC dynamic accuracy, which has a positive impact on its energy performance, can be achieved by improving the accuracy of the reference current signal as well as by the rational structural construction of the control system.
In addition, the general problem of improvement of PFC energy efficiency was not sufficiently addressing the issues of PFC construction on the basis of parallel QRPC-ZCS working in MHz range. Also the issues of speed improvement of current loop were virtually neglected. The maximum effect of the application of parallel high-frequency pulse converters and QRPC in PFC is very difficult to achieve without the solutions to the mentioned issues.
D. Purpose of This Work
The aim of this work is to develop a dynamic model of parallel QRPC-ZCS and design the optimal regulator by the criterion of fast acting for the current loop of high-frequency converter, which is the main loop in the structure of PFC.
II. DYNAMIC MODEL DESCRIPTION
Consider the parallel QRPC-ZCS as a part of a closed-loop system of PFC. It has such particular qualities: discreteness, frequency modulation (FM), which may be first-order or second-order depending on specifics of the control system, a rapid change of the parameters on the switching interval. Obviously, QRPC-ZCS as a part of a closed-loop system has a complex discrete non-linearity, which creates certain problems in its analysis and optimization.
In addition to the mentioned features, which are conventional for FM blocks, there is one specific characteristic for QRPC-ZCS. It is related to its internal structural imbalance that appears when duty cycle   0.5.
Besides, there is another specific feature for QRPC-ZCS working in the structure of PFC. It is the fact that its input signal is rectified (unfiltered) voltage with frequency 100 Hz. This feature leads to the dependence of QRPC-ZCS gain as a part of the system from input voltage changes. In addition to the high-frequency ripple and fundamental frequency of the rectified voltage, subharmonic frequencies may occur in the input voltage spectrum [13] . One of the reasons for their occurrence is the discreteness of the converter. Therefore, some assumptions and idealization of certain factors within the development of a dynamic model of QRPC-ZCS are inevitable in such cases.
Particularly, assuming that there is implemented a first order FM in the system, with duty cycle   0.5; the elements of QRPC-ZCS are ideal; power supply is an ideal voltage source; the PFC switching frequency is changing slowly. We also assume that the process of regulation is going under infinitely small deviations of the state variables from their values in a static mode. The influence of parasitic parameters of the circuit elements is neglected.
Upon the results of analysis of electromagnetic processes in parallel QRPC-ZCS [14] and the assumptions made, its dynamic model is proposed (Fig. 2) . Discreteness of the system is taken into account by the pulse element PE, which works under infinitely small deviations of the switching frequency from the static mode. Shaping elements SE1, SE2 consider the sharp change of parameters on the separate intervals of the switching period 
and resonant angular pulsation is
, that corresponds to the
The image representation (1) of the voltage applied to the input of QRPC-ZCS allows us to take into account the effect of an additional second order pulse-amplitude modulation (PAM II), which is accompanied by FM.
Thus, strictly speaking, there is a combined modulation in QRPC-ZCS. On the switching interval, which is characterized by the presence of SE1, continuous part CP1 is passive, as recharge processes of the switching capacitor does not directly affect the processes in load. Obviously, in QRPC-ZCS (even with second order FM) control process a delay occurs. It is determined by the resonant circuit recharge time.
Considering the effect of PAM II, using (1), the system analysis becomes more complicated and would be difficult to achieve.
At high switching frequency, as considered in this paper, it can be assumed without appreciable error, that the passive switching interval (the duration of which is a fraction of microseconds) satisfies the following equation (2):
(2) Then (3) could be derived:
where  
N is the number of switching periods over one period of the rectified voltage at the input of QRPC-ZCS.
Since capacitor K С is recharged, some conditions for the active switching time interval [14] . In this case, in the input inductor arises electromotive force (EMF) of self-induction. Its image in the frequency domain is    pL
could be derived:
This EMF is added to the voltage existing at the output of SE2. The addition is performed by an adder (Fig. 2) , the output voltage of which is supplied to the load. The image of this voltage (at the second switching interval) is shown in (6):
The transfer function of the continuous part of voltage loop CP2 is represented by (7). Fig. 3 . Closed-loop automatic control system of power factor corrector for active interval.
where
H R is load resistance, F C is filter capacitance.
III. CLOSED-LOOP AUTOMATIC CONTROL SYSTEM OF PFC
The block diagram of a closed-loop automatic control system (ACS) of PFC for active interval is shown in Fig. 3 . It supports the principle of a slave control with current loop as the main control loop of the system.
In the shown block diagram (Fig. 3) CR is current regulator, CS is control system, ) ( 1 t U is the output voltage of PFC rectifier, S is the current sensor.
The block diagram of ACS in Fig. 3 corresponds to the infinitely small deviations of the output parameters from their values in the static mode, i.e. discrete values
correspond to infinitely small values of the disturbances. Such system is valid for conventional parallel pulse converter as well. The made assumptions allow the use of linear pulse systems theory for the process optimization in the PFC current loop by the criterion of fast acting with setting up the processes for a finite duration [15] .
To accomplish that task, we will find the discrete transfer function of an open-loop system (Fig. 3) for the moment of pulse element switching. First of all, we will define the openloop transfer functions of voltage loop and current loop.
Considering the voltage loop at the n-th active interval (
, where К t is the k-th pulse duration as shown in Fig. 2 ) one can write:
After modified Z-transform (9) is performed, we obtain the transfer function of an open voltage loop (10) .
The transfer function of the closed voltage loop for the moment of pulse element switching is shown in (16):
As a result of transformations we obtain (17): were obtained from corresponding equations (11), (12), (13) 
, (18) where S K is current sensor gain.
Considering the moment of pulse element switching we obtain (19):
In (19) coefficients
were obtained from corresponding equations (11), (12), (13) 
The transfer function of the open-loop PFC is following:
Taking into account (17) and (19) one can write:
In the transfer function of the open-loop PFC 0 K depends on the voltage   n U that is applied to the input of QRPC-ZCS. It causes the dependence of the steady-state control deviation from this voltage. We will define the influence of the input voltage on the steady-state control deviation.
The transfer function of PFC by control deviation:
Taking into account (23) one can write: A steady-state control deviation of PFC system exposed by input single step:
After corresponding conversions we obtain:
Taking into account (29) it is obvious, that input voltage increasing leads to reducing the steady-state control deviation:
By the method of finite duration processes adjustment [15] we will synthesize the regulator of PFC current loop by the criterion of fast acting. From (23) one can write:
The minimum number of switching periods for which the process in PFC current loop can be established:
where l Q is the order of the polynomial   1 , * z Q , r = 1 is specified astatizm order. As a result, we obtain that it is possible to establish a process in current loop for three switching periods 3 min  S . This goal is achieved when the following condition (33) is satisfied: 
The image of the output current under exposure of single step is the following:
After conversion the image to the original we get: Obviously, the process in the PFC system ends at three intervals. It should be noted, that for certain values of the parameters the process ending in a finite number of intervals can have a large overshoot.
To overcome that, duration of the transition process should be increased. In this case, the degrees of polynomials
are increasing up to the desired value. Dividing the numerator and denominator of (39) by 3 z we obtain:
The resulting transfer function of the correcting circuit in the PFC current loop comply the following difference equation: The difference equation (46) corresponds to a discretecontinuous recursive filter, the block diagram of which is shown in Fig. 4 . It is composed of adders, delay elements, as well as weight units in forward and backward links.
The correcting circuit (39) may be implemented in an analog form. To perform this, the W-transformation is needed with the transition from real frequency to pseudo frequency [13] .
In case of digital implementation this dependence is taken into account by the presence of the ADC which converts the input voltage into a digital code. The resulting code is read with a frequency equal to the switching frequency of the PFC power switch. Then the code goes to one input of multiplier, the second input of which receives the code of the corresponding forward link coefficient that is shown in Fig. 4 .
As an example, we calculate the parameters of the forward and reverse links of the optimal regulator in PFC current circuit for the following conditions: switching frequency 
